Encoder and a decoder with nonlinear quantization



Feb. 21, 1967 HISASHI KANEKO 3,305,855

ENCQDER AND A DECODER WITH NON-LINEAR QUANTIZATION Filed Nov. 1; 1963 2 Sheets-Sheet 1 e e F/G/ /W 75 72 i K 74 76 Inventor Attorney 1967 HISASHI KANEKO ENCODER AND A DECODER WITH NON-LINEAR QUANTIZATION 2 Sheets-Sheet 2 Filed Nov- 1, 1963 Allorney In an p Filed Nov. 1, 1963, Ser. No. 320,622 Claims priority, application Japan, Nov. 8, 1962, 37/50,?70 4 Claims. (Cl. 340-347) This invention relates to a decoder used in pulse-code modulation (PCM) communication and a digital-analogue converter whereby it is possible to convert digital signals into analogue signals expanded according to an m-th order polynomial characteristic, without resorting to the inherent non-linearity of a non-linear circuit element such as a semiconductor device, and consequently relates to a PCM encoder and an analogue-digital converter wherein such a decoder is comprised.

Conversion into digital signals by sampling, qua-ntizing, and encoding analogue signals representing analogue quantities such as voice, picture, data, or others, presents excellent technical merits such as increase in insusceptibility of transmission and handling of the information to noise. Although analogue signals or sampled analogue signals are generally quantized with equal quantization steps, some types of analogue .signals such as voicesignals in which signals of smaller amplitudes occur frequently as viewed in the light of probability, are preferably quantized with minor quantization steps for signals of smaller amplitudes as compared with quantization steps for signals of larger amplitudes. For such non-linear quantization, analogue signals have been first compressed by an instantaneous compander, in which the inherent non-linearity of non-linear circuit elements such as semiconductor devices or vacuum tubes are utilized, and then quantized linearly. With such non-linear quantization whose characteristic depends on the inherent non-linearity of non-linear circuit elements, it has been impossible to obtain uniform non-linear quantization characteristics because of the temperature dependency and variations of the inherent non-linearities.

As a conventional non-linear encoder wherein the inherent non-linearity of a non-linear circuit element is not resorted to, there is an encoder proposed by B. D. Smith in Proceedings of the I.R.E., 1953, pp. 1053- 1058 (August), which is of the feedback type and has a hyperbolic characteristic. However, no decoding or encoding device has ever been known that has more generally an m-th order polynomial characteristic.

In general, nonlinear cornpanding and encoding of 2 quantization levels, where n is the code length of a binary codeword, is possible by 2 power source (or amplifiers or attenuators) having non-linearly different output voltages and a switch group for selecting one of the power sources in compliance with a given analogue signal. The number of necessary components of a nonlinear encoder or decoder according to such a principle, however, increases in proportion to 2 with increase of the code length n. Thus, the number of the power sources amounts to as many as 2 or 1024 in case the code length is bits. Reduction in the number of the components purpose for realizability would restrict the forms of the nin-linear function to result in the abovementioned hyperbolic encoder or the like.

Therefore, the principal object of the invention is to provide a decoder or an encoder having a companding characteristic represented by an m-th order polynomial, without any resort to the inherent non-linearity of a nonlinear circuit element but with very simple construction.

United States Patent 0 Another object of the invention is to provide a decoding circuit of the kind which produces at the output an analogue electric power of the m-th power of a given digital signal.

Still another object of the invention is to provide an encoder which produces at the output a digital signal corresponding to the m-th root (when m is two, the electric power) of a given analogue signal.

Now the principles of the invention will be explained for a case of a binary code.

In general, y which is an m-th order polynomial of a variable i/N may be given by where j-is an integer and A is a coefficient for determining the m-th degree function. Normalization of the equation (1) by imposing a boundary condition such that y=l at i=1\/} (2) will not result in any loss of the generality. From the equation 1 then another equation +A,-(i/N) +A (i/N) (3) follows. In this equation 3 the first coeflicient A in the equation 1 becomes zero. The equation 3, may, however, be brought back to the equation 1 when the function y represents an electric quantity, by adjusting the direct-current level because the coefficient A then represents the direct current component. The coefiicients A through A inclusive, although denoted by the same symbols as in the equation 1, must satisfy a relation A +A A +A =l (4) On the other hand, if i is a number corresponding to a quantization level among the quantization levels from O to N inclusive, where N=2, then i may be represented by an n-bit binary codeword {e e e in such a manner that n+ n1 n2 k 1 where e is either 0 or 1.

By substituting the equation 5 into the equation 3 y= 1 n+ n1 k 1 2 n'i n1 1;+ 1

114 n follows. Expansion of the parenthized j-th power of the j-th term in the equation 7 will result, according to the multinomial expansion theorem, in a homogeneous expression which consists of j-th powers of e e e and e and each term of which is a product of p in number of the first term, p in number of the second term, p in number of the k-th term, and

Fri-1 2+ pk+ +pn=i p being zero if the first term does not come into the product 8, and two if the first term comes twice in the product 8, and in general p being capable of assuming a value within the range from to j inclusive. In the expansion the number of those products given by the expression 8 which have the exponents p p p and p equal to given values, respectively, is equal to the polynomial coetficient B, namely 7 where so that the Equation 7 may formally be rewritten into y=A 1.2131. (2' e )p .(2 e )p (2" e )p where the summation with j represents a sum of all the 0 products given by the expression 8 with the respective result. Through separation of the powers of 2 (two) from the powers of e e e and e the Equation 11 turns into another formal equation:

For simplicity, such j digits among the 1st through the n-th digits in that the exponents p p p and 2,, of the product 52 3 .e .e in the Equation 12 are not zero, will now be rewritten with sufiices and will be represented with a general suffix k If a particular exponent p is equal to j, then all suffices k, are the same. If each of the j'exponents among p through 2,, is unity, then each combination of the suflices k is each combination of j suflices selected from among the n suffices without repetitions. For example, when j is 1, the symbol k represents any one of 1, 2, k, and it; when i is 2, the symbols k and k represent any one of combinations (1, l), (1, 2), (n, it). With such symbols k the Equation 12 may further be rewritten as follows:

Inasmuch as a binary code element or digit code e in a codeword represents either 0 or 1, the products e xe .e .e in the first, the second, and the other summations in the Equation 12 are, although formally different one from another, either 0 or 1. Thus, the products in the summation with a subscript j are logical products formed among those j digit codes selected from among the n digit codes e e e and 2,, with repetitions allowed, in which the exponents p p p and p representing the repetitions are not zero. Also, the products e e .e .e in the Equation 13 are logical products of j digit codes e and are either 0 or 1. It is, therefore, possible to provide a decoding circuit for producing a decoded output in accordance with an m-th degree function given by the Equation 3, by causing logical circuits to produce output powers representing products e .e .e .e formed among j digit codes e e e and s in each of all the combinations of such digit codes selected from the n digit codes e e e and 0,, with repetitions allowed, by multiplying the output powers by the respective coefficients in the Equation 13, or namely.

and by summing up the multiplied products for all j between 1 and m inclusive. It is to be noted here that on obtaining a desired logical product it is not necessary to form a logical product among such digit codes that have come from a particular digit code into the j digit codes in repetition (for example, the digit code (e e e and it is sufiicient that such a particular digit code is used only once. (For example, the digit (e e e is equivalent to (8162).) Furthermore, it is preferable to provide standard power sources or coefficient circuits for producing voltages, currents, or other electric quantities proportional to the coefiicients given by the Formula 14, respectively, and to sum up the electric quantities by themselves when the output electric quantities of the associated logical circuits are each unity and after modifying the electric quantities so that they may be zero when the output electric quantities of the logical ciruits are each zero.

It will be understood from the equations 3 and 4 that the coefiicients A A A and A are parameters having m-l degree of freedom and that by optimum selection of such parameters it is possible to obtain a companding characteristic given by a desired m-th degree function. Inasmuch as even such a transcendental function as may not be given by a combination of simpler elementary functions, can be expanded according to the Taylors expansion into a sum of powers of the variable, it is possible by selecting the coefiicients A A A and A in correspondence with the coefficients in the expanded formula to realize a decoding circuit having a companding characteristic given by the transcendental function.

While the principles of the invention have so far been described in conjunction with a decoding circut, it is possible by putting such a decoding circuit in the local decoding circuit of a feedback encoder to provide an encoder with a companding characteristic of an m-th degree function.

The following is the construction based upon the above principles for decoding a six-bit codeword composed of binary digit codes e e e e e and e into an analogue signal y in accordance with a quadratic function.

In this particular case the equation 3 turns into may hold as has been explained in conjunction with the .equ-ation 4. Rewriting A with A, V

y=(1A)(i/N)+A(i/N) (16) follows from the equation 15. Inasmuch as it follows from the equation that each of B and B is unity when k and k are the same and is two when k differs from k follows from the equation 13. Subscription k k of the from the second relation of which it will be apparent that the coefficients W in the equation 18 are equal to one another when the sum of the suffices k and r are equal to one another. The coefiicients W and W are given in Table 1 for sufi'ices k and r which assume each a value a ranging from 1 to 6 inclusive (k is not equal to r) as will be clear from TAB LE 1 Logical product of Coetficieut digit codes 8; W1 (2A)/2 62 W2 3 es Wa 64 W4 (lb15A)/2 W (323lA)/2 5 5 (64-63A)/2 0x82 W12 11/2 e103 W13 A/2 em 8 63 W14 W23 A/Z 1 5 @284 W15 W24 A/2 8160 cm can Wm W25 W34 A/Z 626a 2325 Wm Was A/2 em 6-185 Wan W45 8465 W45 A/Z 580 W50 A/2 the equation 17. Incidentally, three coefficients such as W W and W will become equal to one another when the sum of the suffices is between 3+3+1 and (63+l)+(6-3+1)1 inclusive, or in the present case equal to 7, while two coefficients such as W and W will become equal to each other when the sum of suffices is between 2+2+1 and (6-2+1)+(62+1)-1 inclusive, or in the instant case between 5 and 9 inclusive, except the case wherein three coefficients become equal to one another. It is possible to further simplify the circuitry by once obtaining an algebraic sum of such logical products e e whose coefficients are equal to one another and then by controlling with the algebraic sum the electric quantity produced by the associated standard power source. With this arrangement, only fifteen standard power sources are sufiicient for a case wherein m is two and n is six. In general, 3(n1) standard power sources are suflicient for a case in which m is two. To add, the companding characteristic turns to y(i/N) in case A is unity.

Now, the following is the construction of a decoding circuit for decoding a four-bit codeword (e e e e composed of binary digit codes 2 e e and e into an analogue signal y according to a cubic function.

Inasmuch as a relation follows from the equation 4, the equation 13 may be rewritten, by substituting A with 1A A into where from the second and the third relations of which it will be seen that the'coefficients W in the equation 22 become to have the same values, when the sum of the suffices k, r, and s have the same value. For all the values from 1 to 4 of the suffices k, r, and s, the coefficients W W and W assume the values given in Table 2.

TABLE 2 Logical product of Coeilicient digit codes e mi elem W1 2- Aa)/ G2 @262 026162 1V2 (l6--12A215A3)/2 6a 63 3 636363 Wt (64-52A 63Aa)/2 e4 e e elm; W4 (256-240Az-255A3)/2 6182 6 6162 elem W12 (8Az+9A3)/2 e163 eieies 610363 W13 (16A2+15A3)/27 6 83 6 6 6 026 83 W23 (16A2+9As) /2 6 6 6 616 6 846 Wu (32A2+27A )/2 @284 82 264 62 104 W24 (32A2+l5As)/ 6364 636584 638464 W34 (32A2+9A3)/2 l 616263 W123 3/ 6162 4 W124 3 s/ 618304 W134 3Aa/2 62638; W 234 fi s/ In general, n(n+7)/28 standard power sources are sufficient for companding an n-bit codeword according to a cubic function. If the coefficients in the equation are such that someof the coefficients W W and W in the equation 22 are equal to one another, the circuitry may further be simplified by once obtaining an algebraic sum of each combination of logical products for which the coeflicients become equal to one another and then by controlling with such algebraic sums the associated standard power sources. Incidentally, it will be understood that if the coefficient A in the equation 20 is Zero, the decoding circuit performs decoding according to a quadratic function, that if both A and A are Zero, the decoding circuit serves for decoding in accordance with a linear function or linear decoding, and that if A is unity or namely A and A are both zero, the decoding circuit decodes in compliance with a companding characteristic given by Now the invention will be explained with reference to the accompanying drawings, in which:

FIG. 1 is a block diagram of an embodiment of the invention,

FIG. 2 is a circuit diagram of a standard power source for use in a decoding circuit of the invention,

FIG. 3 is a block diagram of another embodiment of the invention, and

FIG. 4 is a graph for explaining the technical merits of the invention.

Referring at first to FIG. 1, a decoding circuit for decoding a six-bit codeword {e e e e e e composed of binary digit codes into an analogue signal y companded according to -a given quadratic function comprises six input terminals 11 for receiving the digit codes e e e e e and e respectively; two-input AND circuits 2], -(6 6)-:2=l5 in number, for producing logical products between the respective combinations of two different digit codes e and e (where each of k and r represents an integer between one and six inclusive and k and r are not equal to each other) among the six digit codes; twoinput and three-input algebraic summation circuits 31 for producing algebraic sums of such two and three logical products, respectively, among the. logical products e e of the two digit codes in that the arithmetic sum of the sufiices k and r become equal to each other and one another, respectively; standard power sources 41 for generating electric quantities W W W W W W W 13, 14, 15 16, 26 36 46, and W56 in accordance with the digit codes e e e e e and e the logical products e 2 and 6183, the algebraic sum of the logical products e 2 and e 2 the algebraic sum of the logical products e 6 and 9284, the algebraic sum of the logical products a e 2 2 and 2 the algebraic sum of the logical pro-ducts e e and e e the algebraic sum of the logical products 8366 and e e and the logical products a e and (2 2 and with the law given by the equation 19 or by the Table 1, respectively; connections 51 for combining the electric quantities generated by the standard power sources 41 into the decoded output power y; and an output terminal 61 for deriving the decoded output power y. The operation of the decoding circuit will be evident from the above-mentioned principles of the invention.

Referring next to FIG. 2, one of the standard power sources 41 for generating an electric quantity according to the predetermined law given by the equation 19 and with reference to the digit code 0 or the like, the logical product @162 or the like, or the algebraic sum of the logical products me, and e e or the like comprises a power terminal 71 incessantly supplied with a unit voltage E; a switching member 74 having a contact 71 connected to the power terminal 71 and another contact 72' connected to a point 72 of potential reference such as the earth and adapted to connect a third contact 74' with either of the contacts 71 and 72 according to the value of the digit code or the logical product or the algebraic sum supplied as a control input to a control input terminal 73; and a resistor 76 interposed between the third contact 74 and an out-put terminal 75. The resistance of the resistor 76 is so determined as to be equal to 1/ W with the result that the electric current obtained at the output terminal 75 is equal to EW when the control input e is unity and equal to 0 When the control input e is zero and consequently equal to W e Similarly, an electric current W e e may be obtained at the output terminal 75 even though the control input may be the logical product or sum e e Referring to FIG. 3, another embodiment of the invention shown therein is so composed as to decode a four-bit codeword in compliance with a companding characteristic of a given cubic function. The construction of this embodiment shown in FIG. 3 will be apparent from the first-mentioned embodiment illustrated in FIG. 2, while the operation thereof will be evident from the ex planation of the principles of this invention.

Finally referring to FIG. 4 wherein the abscissa shows the number n of bits composing a codeword and the ordinate shows in a logarithmic scale the number N of the standard power sources, decoding for n bits according to an optional characteristic requires as has been mentioned 2 standard power sources as is illustrated by a straight line 80, whereas with the invention the number of the standard power sources required for linear decoding, decoding in accordance with a quadratic function, and that in compliance with a cubic function are as small as are plotted curves 81, 82, and 83, respectively. It is admitted that decoding in compliance with a higher m-th order polynomial is generally complicated in comparison with a linear decoding. It will, however, be appreciated that decoding according to even a high m-th degree function is much simplified as compared with that according to optional characteristics, particularly for greater bit number it.

While the invention has so far been explained, it is to be noted that the patent right allowed to the application covers any decoding circuits and decoders which fall within the scope of the following claims for patent and any encoders which comprises such decoding circuits.

What is claimed is:

1. A device for conversion between an analogue signal and a digital signal with non-linear quantization comprising a plurality of input terminals for receiving digit codes composing a codeword, respectively; logical operation circuits connected to said input terminals for performing logical operation for each predetermined combination of at least one of said digit codes to produce logical output codes; a plurality of standard power sources connected to said input terminals and said logical operation circuits, and respectively controlled by said digit codes and said logical output codes to respectively generate electric quantities in response thereto, and in accordance with a predetermined law; and means connected to said standard power sources to combine said electric quantities to deliver the desired decoded output.

2. A decoder for converting a binary codeword having n digits e e e to an analogue signal with a companding characteristic of an m-th order polynomial, comprising,

a plurality of input terminals equal in number to the number of code digits, n, logic circuits connected to said terminals for combining the input signal digits applied to said terminals into logical products of predetermined code combinations represented by, 818 e183 e e 818293, 8 2 8 a plurality of power sources for producing two out- 10 put electrical quantities, one quantity being of a magnitude equal for all said sources and the other quantities varying in accordance with said m-th order polynomial, means for applying the said digit codes and said logical output codes to appropriate of said power sources for causing selective outputs of one of said electrical quantities, and means coupled to the outputs of said power sources for summing up said electrical quantities. 3. A decoder according to claim 2 wherein m is two and the number of said power sources is 3(n-1).

4. A decoder according to claim 2 wherein m is a cubic function and the number of said power sources is References Cited by the Examiner UNITED STATES PATENTS 8/1965 Porter et a1. 340-347 MAYNARD R. WILBUR, Primary Examiner. A. L. NEWMAN, Assistant Examiner. 

1. A DEVICE FOR CONVERSION BETWEEN AN ANALOGUE SIGNAL AND A DIGITAL SIGNAL WITH NON-LINEAR QUANTIZATION COMPRISING A PLURALITY OF INPUT TERMINALS FOR RECEIVING DIGIT CODES COMPOSING A CODEWORD, RESPECTIVELY; LOGICAL OPERATION CIRCUITS CONNECTED TO SAID INPUT TERMINALS FOR PERFORMING LOGICAL OPERATION FOR EACH PREDETERMINED COMBINATION OF AT LEAST ONE OF SAID DIGIT CODES TO PRODUCE LOGICAL OUTPUT CODES; A PLURALITY OF STANDARD POWER SOURCES CONNECTED TO SAID INPUT TERMINALS AND SAID LOGICAL OPERATION CIRCUITS, AND RESPECTIVELY CONTROLLED BY SAID DIGIT CODES AND SAID LOGICAL OUTPUT CODES TO RESPECTIVELY GENERATE ELECTRIC QUANTITIES IN RESPONSE THERETO, AND IN ACCORDANCE WITH A PREDETERMINED LAW; AND MEANS CONNECTED TO SAID STANDARD POWER SOURCES TO COMBINE SAID ELECTRIC QUANTITIES TO DELIVER THE DESIRED DECODED OUTPUT. 